VLSI

STBC: Side-channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay

Balanced circuit design methodology for side-channel resistance with reduced propagation delay.

avatar
James Hyunmin Kim