EDA

PoSyn: A Graphical Approach Towards Side-Channel Aware Synthesis

Graphical approach for integrating side-channel resistance into the hardware synthesis flow.

amisha-srivastava

Assert-O: Context-based Assertion Optimization using LLMs

LLM-based context-aware assertion optimization for hardware verification.

samit-miftah